WHAT IS CLAIMED IS:

- 1. 1 A thin film transistor array panel comprising: a gate line formed on an insulating substrate; 2 a gate insulating layer on the gate line; 3 a semiconductor layer on the gate insulating layer; a data line formed on the gate insulating layer; a drain electrode formed at least in part on the semiconductor layer; 6 a color filter formed on the data line and the drain electrode; a first passivation layer formed on the color filter; and 8 a pixel electrode formed on the color filter, connected to the drain electrode, overlapping 9 the first passivation layer, and enclosed by the first passivation layer. 10
- 2. The thin film transistor array panel of claim 1, wherein an overlapping portion of the first passivation layer and the pixel electrode is disposed on the data line.
- The thin film transistor array panel of claim 1, wherein edges of the pixel electrode overlap the first passivation layer and the first passivation layer has an opening having edges located near the edges of the pixel electrode.
- 1 4. The thin film transistor array panel of claim 1, wherein the data line includes a 2 pair of rectilinear portions connected to each other and making an angle of about 45 degrees.

- The thin film transistor array panel of claim 1, further comprising a storage
- electrode line formed on the substrate and including an expansion overlapping the pixel electrode
- 3 to form a storage capacitor.
- 6. The thin film transistor array panel of claim 5, wherein the drain electrode
- includes an expansion overlapping the expansion of the storage electrode line.
- 7. The thin film transistor array panel of claim 1, wherein the first passivation layer
- 2 comprises at least one of organic insulator and inorganic insulating material.
- 1 8. The thin film transistor array panel of claim 1, wherein the first passivation layer
- 2 is made of photosensitive material.
- 1 9. The thin film transistor array panel of claim 1, further comprising a second
- 2 passivation layer disposed between the color filters and the data line.
- 10. The thin film transistor array panel of claim 1, wherein the second passivation
- layer has a contact hole exposing at least a portion of the drain electrode, the color filter has an
- opening disposed on the drain electrode, and the pixel electrode is connected to the drain
- 4 electrode through the opening and the contact hole.
- 1 The thin film transistor array panel of claim 1, further comprising a contact
- assistant formed on a portion of the gate line or a portion of the data line and made of the same
- material as the pixel electrode.

- 1 12. The thin film transistor array panel of claim 1, wherein entire bottom surfaces of
- the data line and the drain electrode are disposed substantially on the semiconductor layer, the
- data line and the drain electrode have substantially the same planar shape as the semiconductor
- layer, and the semiconductor layer includes a portion that is not covered with the data line and
- the drain electrode and disposed between the source electrode and the drain electrode.
- 13. The thin film transistor array panel of claim 1, wherein the first passivation layer
- and the pixel electrode covers an entire surface of the color filter.
 - 14. A liquid crystal display comprising:
- a first substrate;

1

- a first signal line disposed on the substrate;
- a second line disposed on the substrate and intersecting the first signal line;
- a thin film transistor connected to the first and the second signal lines;
- a color filter disposed on the first substrate;
- an insulating layer disposed on the color filter opposite the first and the second signal
- lines and the thin film transistor and having an opening exposing the color filter;
- a pixel electrode disposed on the color filter, connected to the thin film transistor,
- overlapping the insulating layer, and located substantially in the opening of the insulating layer;
- a second substrate facing the second substrate and spaced apart from the first substrate
- 12 with a gap;
- a common electrode formed on the second substrate:
- a light blocking member disposed on the common electrode; and
- a liquid crystal layer filled in the gap between the first substrate and the second substrate.

15. The liquid crystal display of claim 14, wherein the insulating layer and the pixel 1 electrode covers an entire surface of the color filter. 2 16. The liquid crystal display of claim 14, wherein the light blocking member 1 includes a first portion maintaining the gap between the first substrate and the second substrate 2 and a second portion having a thickness lower than the first portion. 3 17. The liquid crystal display of claim 14, further comprising a spacer disposed I between the first substrate and the second substrate and maintaining the gap between the first 2 3 substrate and the second substrate. 18. The liquid crystal display of claim 17, wherein the spacer is located on the thin 1 film transistor. 2 19. The liquid crystal display of claim 14, wherein the liquid crystal layer has 1 negative dielectric anisotropy and is subject to vertically alignment. 2 20. The liquid crystal display of claim 14, wherein the common electrode has a 1 2 cutout. 21. A method of manufacturing a thin film transistor array panel, the method 1 comprising: 2 forming a plurality of gate lines on a substrate; 3

forming a first insulating layer on the gate lines;

4

- forming a semiconductor layer on the first insulating layer;
- forming a plurality of data lines and drain electrodes at least on the semiconductor layer;
- forming a plurality of color filters, each containing one of red, green and blue pigments;
- forming a second insulating layer at least on edges of the color filters, the second
- 9 insulating layer disposed opposite the data lines; and
- forming a plurality of pixel electrodes on the color filters such that the pixel electrodes
- and the second insulating layer cover an entire surface of the color filters.
 - 22. The method of claim 21, further comprising:
- forming a third insulating layer on the data lines and the drain electrodes.
- The method of claim 21, wherein the second insulating layer comprises a plurality
- of portions disposed opposite the gate lines.

ı